

07/03/00

<b>UTILITY PATENT APPLICATION TRANSMITTAL</b> (Only for new nonprovisional applications under 37 CFR 1.53(b))	Attorney Docket No.	<b>H000029</b>	Total Pages	
	First Named Inventor or Application Identifier			
	<b>Tien-Jen LIN</b>			
	Express Mail Label No.			
Check Box, if applicable [ ] Duplicate				
<b>APPLICATION ELEMENTS FOR:</b>  <b>LIQUID CRYSTAL DISPLAY MODULE AND THE SCANNING CIRCUIT BOARD</b>		<b>ADDRESS TO:</b> Director of Patents and Trademarks BOX PATENT APPLICATIONS Washington, D.C. 20231		
1. <input checked="" type="checkbox"/> Fee Transmittal Form (Incorporated within this form) (Submit an original and a duplicate for fee processing)				
2. <input checked="" type="checkbox"/> Specification		Total Pages <b>[18]</b>		
3. <input checked="" type="checkbox"/> Drawing(s) (35 USC 113)		Total Sheets <b>[6]</b>		
4. <input checked="" type="checkbox"/> Oath or Declaration		Total Pages <b>[2]</b>		
a. <input checked="" type="checkbox"/> Newly executed (original or copy)				
b. <input type="checkbox"/> Copy from prior application (37 CFR 1.63(d) (for continuation/divisional with Box 17 completed).				
i. <input type="checkbox"/> <u>Deletion of Inventor(s)</u> Signed statement attached deleting inventor(s) named in prior application, see 37 CFR 1.63(d)(2) and 1.33(b).				
5. <input type="checkbox"/> Incorporation by reference (useable if box 4b is checked) The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under box 4b, is considered as being part of the disclosure of the accompanying application and is incorporated by reference therein.				
6. <input type="checkbox"/> Microfiche Computer Program (Appendix)				
7. <input type="checkbox"/> Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)				
a. <input type="checkbox"/> Computer Readable Copy				
b. <input type="checkbox"/> Paper Copy (identical to computer copy)				
c. <input type="checkbox"/> Statement Verifying identity of above copies				
<b><u>ACCOMPANYING APPLICATION PARTS</u></b>				
8. <input checked="" type="checkbox"/> Assignment Papers (cover sheet and document(s))				
9. <input type="checkbox"/> 37 CFR 3.73(b) Statement (when there is an assignee) <input checked="" type="checkbox"/> Power of Attorney				

**UTILITY PATENT  
APPLICATION TRANSMITTAL**  
(Only for new nonprovisional applications  
under 37 CFR 1.53(b))

Attorney Docket No.

**H000029**

First Named Inventor or Application Identifier

**Tien-Jen LIN**

PAGE 2 OF 3

10. ☐ English translation Document (if applicable)

11. ☐ Information Disclosure Statement ☐ Copies of IDS Citations

12. ☐ Preliminary Amendment

13. ☒ Return Receipt Postcard (MPEP 503)

14. ☐ Small Entity Statement(s) ☐ Statement filed in prior application  
Status still proper and desired.

15. ☐ Claim for Convention Priority ☐ Certified copy of Priority Document(s)

a. Priority of \_\_\_\_\_ application no's. \_\_\_\_\_ filed on \_\_\_\_\_ is claimed under 35 USC 119. The  
certified copies/copy have/has been filed in prior application Serial No. \_\_\_\_\_.  
(For Continuing Applications, if applicable).

16. ☐ Other \_\_\_\_\_

17. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information:

☐ Continuation ☐ Division ☐ Continuation-in-part (CIP) of prior application no. \_\_\_\_/\_\_\_\_

FEE TRANSMITTAL	Number Filed	Number Extra	Rate	Basic Fee
The filing fee is calculated below				\$690.00
Total Claims	11 - 20	0	x \$18.00	
Independent Claims	2 - 3	0	x \$78.00	
Multiple Dependent Claims			\$260.00	
Basic Filing Fee				690.00
Reduction by 1/2 for small entity				
Fee for recording enclosed Assignment			\$40.00	40.00
TOTAL				730.00

<b>UTILITY PATENT APPLICATION TRANSMITTAL</b> (Only for new nonprovisional applications under 37 CFR 1.53(b))	Attorney Docket No.	H000029
	First Named Inventor or Application Identifier	
	Tien-Jen LIN	
	PAGE 3 OF 3	

☒ A check in the amount of \$730.00 is enclosed to cover the filing fee of \$ 690.00 and the assignment recordation fee of \$40.00.


☐ Please charge our Deposit Account No. **50-1299** in the total amount of \_\_\_\_\_ to cover the filing fee and the \_\_\_\_\_ assignment recordation fee. A duplicate of this sheet is attached.

☒ The Commissioner is hereby authorized to charge payment for any additional filing fees required under 37 CFR 1.16 or credit any overpayment to Deposit Account No. **50-1299**. A duplicate of this sheet is attached.

18. CORRESPONDENCE ADDRESS

INTELLECTUAL PROPERTY SOLUTIONS, P.L.L.C.  
 1300 Pennsylvania, N.W.  
 Suite 700  
 Washington, D.C. 20004  
 Telephone: (202) 204-3080  
 Facsimile: (202) 204-3082

<b>SUBMITTED BY</b>		
Typed or Printed Name:	<b>Raymond J. Ho</b>	Reg. No. <b>41,838</b>
Signature		Date: <b>July 3, 2000</b>

RJH/km

LIQUID CRYSTAL DISPLAY MODULE AND THE SCANNING CIRCUIT  
BOARD

BACKGROUND OF THE INVENTION

5

**Field of the invention**

The present invention relates to a scanning technique of a LCD(liquid crystal display )panel. More particularly, this invention relates to a scanning circuit board of a LCD module with high resolution and its scanning method.

10

**Description of the Prior Art**

15

20

25

30

FIG. 1 (Prior Art) is a plane view of a conventional LCD module. As shown in FIG.1, the LCD module comprises a LCD panel 100, a data circuit board 120, a plurality of data driver integrated circuits (ICs) 122, a scanning circuit board 130, a plurality of scan driver ICs 132, and a driving circuit 110. Driving circuit 110 connects to data circuit board 120 via connecting line 112 for transferring corresponding data driving signals and scanning control signals. Data circuit board 120 then connects to scanning circuit board 130 through connector 125 for transferring scanning control signals to scanning circuit board 130. Data driver IC 122 and scan driver IC 132 are in the form of the tape carrier package (or called TCP). Data driver ICs 122 connect to data circuit board 120 at the upper part of LCD panel 100, and scan driver ICs 132 connect to scanning circuit board 130 at the left side of LCD panel 100. The display of the conventional LCD is achieved by using a back light source or other light sources, which would not be described here.

FIG. 2 (Prior Art) is a circuit diagram of the conventional LCD panel 100. Assume that the LCD panel is a color LCD. As shown in FIG. 2, the LCD panel comprises a

pixel electrode 101 with an array of  $m$  rows and  $3n$  columns. The number of the pixel electrodes 101 is  $m \times 3n$ . Additionally, each pixel electrode 101 is configured at the intersection of the scanning lines (represented as 102(1)~102( $m$ )) and the data lines (represented as 103(1)~103( $n$ )), and the scanning lines are controlled with scan driver ICs 132, and the data lines are controlled with data driving ICs 122.

In a color LCD, each pixel comprises three pixel electrodes 101 representing red, green and blue, respectively. Namely, a group of  $m \times n$  pixel electrodes 101 is used to represent red and forms the R subpixels. Another group of  $m \times n$  pixel electrodes 101 is used to represent green and forms the G subpixels. Finally, the rest of the  $m \times n$  pixel electrodes 101 is used to represent blue and forms the B subpixel. As a result, the color LCD has a total pixel or point number of  $m \times 3n$ .

The first to the  $m$ -th scanning lines or electrodes 102(1) to 102( $m$ ) are respectively aligned along the rows of the array. The first to the  $3n$ -th data lines or electrodes 103(1) to 103( $3n$ ) are respectively aligned along the columns of the array. Thus, thin film transistors (TFTs) 106 with a total number of  $(m \times 3n)$  are configured at the intersections of scanning lines from 102(1) to 102( $m$ ) and data lines from 103 (1) to 103 ( $3n$ ), in order to drive each of  $m \times 3n$  pixel electrodes 101.

Each TFT 106 on the same scanning line with its gate electrically links to the corresponding one of the scanning lines from 102(1) to 102 ( $m$ ). And each TFT 106 on the same data line with its drain electrically links to the corresponding one of the data lines from 103(1) to 103( $n$ ). The sources of all TFTs 106 electrically link to the corresponding pixel electrode 101.

According to FIG. 1 and FIG. 2, the operation of the conventional LCD module is described below. First of all , according to the current image data, driving circuit 110 sends the data driving signal to data circuit board 120 and sends the scanning control signal to scanning circuit board 130. According to the scanning control signal, scan driver IC 132 is able to scan every scanning line from 102(1) to 102(m) on the LCD panel. That is, scan driver IC 132 sends a logic high level signal to one of the scanning lines to turn on the TFTs 106 connected to this scanning line. On the other hand, data driver IC 122 sends the image data to the data lines from 103(1) to 103(3n). Meanwhile, all TFTs 106 connected to the scanning line pass the image data on the data lines to the correspondent pixel electrodes 101 for displaying. After all the scanning lines from 102(1) to 102(m) are scanned in sequence, the displaying of the whole picture frame is completed.

As described above, while processing the display of the pixels on a specified scanning line, scan driver IC 132 must send a logic high level signal to turn on all TFTs 106 on the scanning line. Accordingly, the image data on the data lines can be sent to the corresponding pixel electrodes 101. However, the case described above is ideal condition. In the real condition, since there is a delay effect caused by RC time constant of the conducting lines, the logic high level signal received by TFTs 106 connecting to the scanning line may undergo a severe distortion. FIG. 3 (Prior Art) is a schematic diagram of a conventional technique of a practical procedure for scanning the scanning lines. The logic high level pulse signal 133a sent from the scan driver IC 132 will turn on the nearest TFT 106 first. Nonetheless, when the logic high level pulse signal is transferred via the scanning line, the high

frequency components are filtered out and a logic high level pulse signal 133b is produced due to the RC time constant of the resistance and the capacitance of the conducting line. The distorted logic high level pulse signal 133b could neither insure that the correspondent TFT 106 being provided with sufficient turn-on time to allow the image data to enter pixel electrode 101, nor that the closing time of the previous TFT being fast enough to avoid been overlapped by the next data line. The phenomenon is going to get worse in the LCD modules with larger sizes and higher resolutions. For example, in the LCD with XGA type (with the size of about 13.3" to 14.1" , and the resolution of 1024×768), the time for scanning each scanning line is about 20.67 ms. On the other hand, it will take 13.39  $\mu$ s to scan each scanning line of the LCD with the UGXA type (with the size of 17" , and the resolution of 1600×1200). Hence, when the size and resolution of a LCD get bigger, the delaying problem of the scanning line is getting more serious. This is the problem encountered when proceeding the driving of a conventional LCD module.

#### Summary of the invention

Therefore, the object of the present invention is to provide a LCD module , its scanning circuit board and the scanning method in order to equivalently decrease the effect of RC time constant on each scanning line . Thereby, insure the quality of the LCD module.

The present invention achieves the object described above by providing a LCD module comprising a LCD panel, a driving circuit unit , a first scanning unit and a second scanning unit. The LCD panel comprises a plurality of scanning lines parallel to the first side(the width side).

The driving circuit unit emits the first scanning control signal and the second scanning control signal and sends them to the first scanning unit and the second scanning unit respectively. The first scanning unit is coupled  
5 between the scanning circuit unit and the second side(the first height side) of the LCD panel adjacent to the first side of the LCD panel, for receiving the first scanning signal and driving each scanning line in the LCD panel in sequence. The second scanning unit is coupled between the  
10 scanning circuit unit and the third side(the second height side) opposite to the second side of the LCD panel, for receiving the second scanning control signal and driving each scanning line in the LCD panel in order. The first and the second scanning unit scan one of scanning lines  
15 synchronously during scanning , therefore resulting in the reduction of the delay effect caused by the RC time constant.

Furthermore, the first scanning unit comprises a first scanning circuit board and a plurality of first scan driver  
20 ICs . The first scanning circuit board is couple connected to the driving circuit unit for receiving the first scanning control signal. In addition, the first scan driver ICs are coupled between the first scanning circuit board and the second side of the LCD panel for sequentially  
25 scanning the scanning lines described above in accordance with the first scanning control signal. Moreover, the second scanning unit comprises a second scanning circuit board and a plurality of second scan driver ICs. The second scanning circuit board is coupled connected to the driving  
30 circuit unit for receiving the second scanning control signal. The second scan driver ICs are coupled between the second scanning circuit board and the third side of the LCD panel to sequentially scan the scanning lines described



above, in accordance with the second scanning control signal.

In addition, the first scanning circuit board and the second scanning circuit board have the same structure, that is, the same assembly component is used to implement the manufacturing of both circuit board. It helps to simplify the assembly components in manufacture line. In practice, while being used as the first scanning circuit board, the scanning circuit board is connected to first scan driver ICs 140 with its first side. On the other hand, if being used as a second scan circuit board, the scanning circuit board then, is connected to scan driver ICs 150 with its second side opposite to the first side. The connecting method is shown in FIG.6a and FID.6b. The different first control signal and second control signal are sent to the first scan driver ICs and the second driver ICs via the first and the second scanning circuit board respectively with reverse scanning orders. That is , if every first scan driver IC scans along an incrementing dimension(from Y1 to Y240), the correspondent second driver IC scans along the decreasing dimension(from Y240 to Y1). Therefore, the first and the second scan driver IC proceed scanning of the same scanning line simultaneously..

Moreover, the first scanning control signal comprises the first data- shifting direction signal(R/L1), and the second scanning control signal comprises the second data-shifting direction signal(R/L2). Whereof, the first data-shifting direction signal of the first scanning control signal and the second data-shifting direction signal of the second scanning control signal have the reverse shifting directions. As shown in FIG.6a, the shifting direction of every first scan driver IC has been from Y1 to Y240; On the other hand, as shown in Fig.6b, the shifting direction of

every second scan driver IC is from Y240 to Y1. The first forward scan activation signal (STVR1) of the first scanning control signal and the second backward scan activation signal (STVL2) of the second scanning control signal are connected to the connecting pins denoted as STV IN of the first scan driver IC 140a and the second scan driver IC 150a respectively for driving scanning procedure for each picture frame. Namely, the scan activation signals are respectively applied to drive the first scan driver IC 140a and the second driver IC 150a. After first scan driver IC 140a and second scan driver IC 150a finish the scanning, the connecting pin STV OUT passes the scanning signal to the next scan driver ICs (140b and 150b), in order to activate the scanning process. The scanning process repeats until scanning of all the scanning lines on the LCD panel is completed.

In addition, the present invention provides a scanning circuit board allocated in the LCD module with a LCD panel for connecting a plurality of driver ICs in order to proceed scanning. The LCD panel described above comprises a plurality of scanning lines extending from one side of the LCD panel described above to the other side of the LCD panel. Furthermore, the scanning circuit board comprises a connector for connecting an external connector and receiving a scan control signal and a first scanning interface on one side of the scanning circuit board for connecting and sending the scanning control signal and activating the scan driver ICs in order to start the scanning procedure of each of scanning lines from a side of the LCD panel, and a second scanning interface on the other side of the scanning circuit board for connecting and sending the scanning control signal to activate the scan

driver ICs in order to start the scanning procedure of each of scanning lines from the other side of the LCD panel.

Moreover, the present invention provides a scanning method of a LCD panel which comprises the following steps.

5 Firstly, the first scan driver IC and the second scan driver IC are assigned to two ends of every scanning line respectively. While scanning is proceeded, the first scan driver IC and the second scan driver IC scan through every scanning line in the LCD panel synchronously which causes  
10 the RC time constant effects to be reduced equivalently.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIG.1(Prior Art) is a plane view of a conventional LCD module.

15 FIG. 2 (Prior Art) is a circuit diagram of a conventional LCD panel.

FIG.3 (Prior Art) is a schematic diagram for illustrating the scanning process in the prior art.

FIG. 4 is a plane view of the LCD module in accordance with  
20 the embodiment the present invention;

FIG. 5 is a schematic view of a scanning circuit board in accordance with the embodiment of the present invention;

FIG. 6a is a schematic view of connection between the line scanning circuit board and the first scan driver IC in  
25 accordance with the embodiment of the present invention;

FIG. 6b is a schematic view of connection between the line scanning circuit board and the second scan driver IC in accordance with the embodiment of the present invention;

#### DETAIL DESCRIPTION OF THE PREFERRED EMBODIMENT

30 The present invention is to provide a solution to the delay effect caused by RC time constant. The present invention can be applied on the LCD with larger size and

high resolution developed in the future. Firstly, scan driver ICs are located at the two ends of every scanning line in the LCD panel which are then activated for scanning while scanning is proceeded. The delay effect caused by the RC time constant can thus be reduced equivalently, and the greatest delay would occur at the center of the picture frame.

To implement the scanning method described above, the embodiment of LCD module in the present invention has to be different from the conventional techniques. FIG.4 presents the plain view of the embodiment of the present invention, wherein, the elements the same with the conventional embodiment shown in fig.1 are label with the same number.

As shown in FIG.4, the LCD module primarily comprises driving circuit 110, data circuit board 120a, data driver IC 122, scanning circuit board 160, scan driver ICs 14a~14e, scanning circuit board 162, scan driver IC 150a~150e, and LCD panel 100. It is assumed that LCD panel 100 of the embodiment has a resolvability of 1600 ×1200. If every scan driver IC (140a~140e or 150a~150e) contains 240 scanning channels, the embodiment of the present invention would need 10 driver ICs. In addition, if every data driver IC has 400 data channels, the embodiment of the present invention would contain  $1600 \times 3/400 = 12$  data driver ICs.

The difference between the present invention and the conventional technique shown in fig.1 are described as followed:

(1)At the opposite side of LCD panel 100, there is scanning unit 170 including scanning circuit board 160 and scan driver ICs 140a~140e, and scanning unit 172 including scanning circuit board 162 and scan driver ICs 150a~150e. Practically, scanning unit 170 and 172 scan every scanning line in LCD panel 100 synchronously.

(2)Driving circuit 110 sends a corresponding signal to scanning unit 170 and 172 respectively via connector 125 for adapting to different scanning conditions at both ends of the scanning line. Essentially, the first scanning control signal and the second scanning control signal contain the same signal lines which are slightly different in some aspect and will be explained later.

The two features described is further explained in the following. Firstly, scanning circuit board 160 and scanning circuit board 162 are the same, that is the two circuit boards have the same layout .FIG.5 represents a schematic plan view of the scanning circuit board (160 or 162 ) in accordance with the preferred embodiment. The scanning circuit board comprises connector 126, scanning interface 127, scanning interface 128 and on-board circuit 165.The connector 126 is connected to an external connector 125 for receiving the corresponding scanning control signals. Scanning interface 127 and scanning interface 128 are located at both sides of the scanning circuit board for connecting the external scan driver IC. On-board circuit 165 is used for sending the scanning control signal received to scanning interface 127 or scanning interface 128.

Each scanning circuit board only uses one of the scanning interface 127 or 128 at a time. When scanning interface 127 is used to connect the external scan driver ICs 140a~140e, as scanning circuit board 160 shown in FIG.6a, each scan driver ICs 140a~140e is configured in a normal dimension. The input /output terminal of each scan driver IC comprises a controlling input terminal( connected to the side of the circuit board side) and a scanning output terminal(connected to the side of the LCD panel). Symbol "•" shown in the graph represents the location of

the first pin. More specifically, all the scanning control signal lines (will be explained later) sent to scan driver IC 140a~140e are configured in a downward order. And pins for scan driver signals (Y1~Y240) are also applied in the same order. Meanwhile, scanning circuit board 160 is placed at the left side of LCD panel 100, with the scanning interface 128 not in use.

On the contrary, when scanning interface 128 is connected to external scan driver ICs 150a~150e, namely as the configuration of scanning circuit board 162 shown in fig.6b, each scan driver ICs 150a~150e is rotated by 180°.

Meanwhile, scanning control signal sent to each scan driver IC 150a~150e is configured in an upward order. And pins for

scan driving signal (Y1~Y240) are also in this reverse order. That is to say, when scanning is proceeded to the first scanning line, scan driver ICs 140a sends out scan driving signal Y1 (as the normal order), while scan driver IC 150a sends out scan driving signal Y240 (the reverse order). When proceeding scanning to the second scanning line, scan driver IC 140a sends out scan driving signal Y2 (as the normal order), and scan driver IC 150a then, sends out scan driving signal Y239 (the reverse order), and so forth. Meanwhile, scanning circuit board 162 is placed at the right side of LCD panel 100, with scanning interface 127 not in use.

As for on-board circuit 165, it is used to guide the scanning control signal input from connector 126 in accordance with the signal sequence defined by scanning interface 127 and scanning interface 128, so that the scanning circuit board could simultaneously be applied to the two different situations. Because the same circuit board is used on both scanning circuit board 160 and scanning circuit board 162 of the preferred embodiment, the

types of manufacturing components in the assembly line can thus be reduced. Thereby the present invention facilitates the management at the production line.

In the preferred embodiment of the present invention,  
5 both the first scanning control signal or the second scanning control signal generated by driving circuit 110 comprise the 10 signal lines described below: (1)VCC (power source); (2)GND (ground); (3)VGH (the high level of the scanning signal); (4)VGL (the low level of the scanning  
10 signal); (5)R/L (representing the data shifting direction to be right, denoted by "R", or left, denoted by "L"); (6)STVR (forward scanning signal); (7)STVL (backward scanning signal); (8)CKV (vertical clock pulse); (9)OE (output enabling signal); and (10)VCOM (common electrode  
15 voltage). Referring to FIG. 5 and FIG. 6, the ten signal lines are allocated in the numbering order from the starting position ". It is noticed that scan driver ICs 140a~140e and scan driver ICs 150a~150e are allocated in the reverse directions.

20 The first scanning control signal sent to scanning circuit 160 and the second scanning control signal sent to scanning circuit board 162 are different in the signal line R/L. The signal line R/L contained in the first scanning control signal is set as "R", which means the shifting  
25 direction is set as right, and the signal line R/L contains in the second scanning control signal is set as "L", which means the shifting direction is set as left. They are set to be the reverse directions. These signals could be implemented by using an inverter. Wherein, the first  
30 shifting positions of scan driver IC 140a and 150a are controlled by the pin of scan driver IC denoted by STVR/STVL of the scanning control signal, after all the 240 shifting are finished, scan driver IC 140a and 150a send a

signal to scan driver IC 140b and 150b via the pin of scan driver IC denoted by STV OUT, as to continue the next 240 shifting procedure, the transference of signal continues until reaching scan driver IC 140e and 150e. At this time the scanning of all the scanning lines to be completed.

Thereby, it is possible for any of the scanning line in the LCD panel to be driven from both ends of the scanning line, which accordingly reduces the delay effect caused by RC time constant. In addition, since the scanning circuit board at both ends of the scanning lines have the same layout, and the scan driver IC at both ends of the scanning lines have the same integrated circuit (only opposite in configuration direction). As a result, embodiment of the present invention will not increase the cost for the preparation of the assembly components and hence easier for industrial usage.

While the preferred embodiment of the invention has been described using specific terms, the description has been for illustrative purpose only, and it is to be understood that changes may be made without departing to the spirit or scope of the following claim.



What is claimed is:

- 1 1. A liquid crystal display module, comprising;
  - 2 a liquid crystal display panel having a plurality of
  - 3 scanning lines parallel to a first side of the liquid
  - 4 crystal display panel;
  - 5 a driving circuit unit for generating a first scanning
  - 6 control signal and a second scanning control signal;
  - 7 a first scanning unit, coupled to the driving circuit
  - 8 unit and a second side of the liquid crystal display panel
  - 9 adjacent to the first side of the liquid crystal display
  - 10 panel, for receiving the first scanning control signal and
  - 11 sequentially driving each of the scanning lines in the
  - 12 liquid crystal display panel; and
  - 13 a second scanning unit, coupled to the driving circuit
  - 14 unit and a third side of the liquid crystal display panel
  - 15 opposite to the second side of the liquid crystal display
  - 16 panel, for receiving the second scanning control signal and
  - 17 sequentially driving each of the scanning lines in the
  - 18 liquid crystal display panel; wherein the first scanning
  - 19 unit and the second scanning unit drive one of the scanning
  - 20 lines simultaneously.
- 1 2. The liquid crystal display module as recited in claim 1,
  - 2 wherein the first scanning unit comprises:
    - 3 a first scanning circuit board, coupled to the driving
    - 4 circuit unit, for receiving the first scanning control
    - 5 signal; and
    - 6 a plurality of first scan drivers, coupled between the
    - 7 first scanning circuit board and the second side of the
    - 8 liquid crystal display panel, for sequentially scanning the
    - 9 scanning lines according to the first scanning control

10 signal;

11 and the second scanning unit comprises:

12 a second scanning circuit board, coupled to the

13 driving circuit unit, for receiving the second scanning

14 control signal; and

15 a plurality of second scan drivers, coupled to the

16 second scanning circuit board and the third side of the

17 liquid crystal display panel, for sequentially scanning the

18 scanning lines according to the second scanning control

19 signal

1 3. The liquid crystal display module as recited in claim 2,

2 wherein the first scanning circuit board is the same as the

3 second scanning circuit board.

1 4. The liquid crystal display module as recited in claim 3,

2 wherein the first scanning circuit board is connected to

3 the first scan drivers with a first side, and the second

4 scanning circuit board is connected to the scan drivers

5 with a second side opposite to the first side.

1 5. The liquid crystal display module as recited in claim 4,

2 wherein the scanning of the first scan drivers and the

3 scanning of the second scan drivers are in reverse order.

1 6. The liquid crystal display module as recited in claim 2,

2 wherein the first scan drivers and the second scan drivers

3 are integrated circuit in tape carrier packages.

1 7. The liquid crystal display module as recited in claim 1,

2 wherein the first scanning control signal includes a first

3 data-shifting direction signal and the second scanning

4 control signal includes a second data-shifting direction

5 signal.

1 8. The liquid crystal display module as recited in claim 7,  
2 wherein the first data-shifting direction signal of the  
3 first scanning control signal and the second data-shifting  
4 direction signal of the second scanning control signal  
5 represent the reverse shifting directions.

1 9. A scanning circuit board, located in a liquid crystal  
2 display module with a liquid crystal display panel, for  
3 connecting with a plurality of scanning drivers to scan a  
4 plurality of scanning lines extending from a first side of  
5 the liquid crystal display panel to a second side of the  
6 liquid crystal display panel, comprising:

7 a connector for connecting with an external connector  
8 and receiving a scanning control signal;

9 a first scanning interface, located at a first side of  
10 the scanning circuit board, for transferring the scanning  
11 control signal to the scan drivers connected with the first  
12 scanning interface and driving each of the scanning lines  
13 from the first side of the liquid crystal display panel;  
14 and

15 a second scanning interface, located at a second side  
16 of the scanning circuit board opposite to the first side of  
17 the scanning circuit board, for transferring the scanning  
18 control signal to the scan drivers connected with the  
19 second scanning interface and driving each of the scanning  
20 lines from the second side of the liquid crystal display  
21 panel.

1 10. The scanning circuit board as recited in claim 9,  
2 wherein the scanning control signal contains a data-  
3 shifting direction signal.

- 1 11. The scanning circuit board as recited in claim 10,
- 2 wherein the data-shifting direction signal sent to the
- 3 first scanning interface and the second scanning interface
- 4 represent reverse shifting directions.

Abstract of the disclosure

A LCD module and a scanning method of the LCD panel and its scanning circuit board. The main object is to configure a first scan driver circuit and a second scan driver circuit at both ends of each of the scanning line in the LCD panel respectively. During scanning, both the first scan driver circuit and the second scan driver circuit are used for carrying out the scanning procedure on every scanning line, therefore the delay effect caused by RC time constant is equivalently reduced. The first scan driver circuit and the second scan driver circuit allocated to the scanning circuit boards have the same circuit layout.




FIG. 1 (PRIOR ART)




FIG. 2 (PRIOR ART)




FIG. 3 (PRIOR ART)




FIG. 4






FIG. 5




FIG. 6a


[illegible]

FIG. 6b

## Declaration for U.S. Patent Application

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled  
(Insert Title) LIQUID CRYSTAL DISPLAY MODULE AND THE SCANNING CIRCUIT BOARD  
the specification of which is attached hereto unless the following is checked

☐ was filed on \_\_\_\_\_ as United States Application Number or PCT International Application Number  
\_\_\_\_\_ and was amended on \_\_\_\_\_ (if applicable).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, § 119 (a) - (d) of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application for which priority is claimed:

				Priority Claimed
(List prior foreign applications. See note A on back of this page)	<u>88120973</u>	<u>Taiwan, R.O.C.</u>	<u>1/12/1999</u>	<input checked="" type="checkbox"/> Yes <input type="checkbox"/> No
	(Number)	(Country)	(Day/Month/Year Filed)	
	_____	_____	_____	<input type="checkbox"/> Yes <input type="checkbox"/> No
	(Number)	(Country)	(Day/Month/Year Filed)	
	_____	_____	_____	<input type="checkbox"/> Yes <input type="checkbox"/> No
	(Number)	(Country)	(Day/Month/Year Filed)	
	_____	_____	_____	<input type="checkbox"/> Yes <input type="checkbox"/> No
	(Number)	(Country)	(Day/Month/Year Filed)	

(See note B on back of this page) \_\_\_\_\_ See attached list for additional prior foreign applications

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

(List Prior U.S. Applications)	(Appln. Serial No.)	(Filing Date)	(Status: Patented, Pending, Abandoned)
	_____	_____	_____
	(Appln. Serial No.)	(Filing Date)	(Status: Patented, Pending, Abandoned)
	_____	_____	_____
	(Appln. Serial No.)	(Filing Date)	(Status: Patented, Pending, Abandoned)

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

Raymond J. Ho, Reg. No. 41,838

Please direct all communications to the following address: INTELLECTUAL PROPERTY SOLUTIONS, P.L.L.C.  
1300 Pennsylvania Avenue, N.W., Suite 700  
Washington, D.C. 20004  
Telephone: (202) 204-3080 Fax: (202) 204-3082

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Title 18 of the United States Code, § 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

(See note C  
above)

Full name of sole or first inventor (given name, family name) Tien-Jen LIN

Inventor's signature Tien-jen Lin Date April 29, 2000

Residence \_\_\_\_\_ Citizenship Taiwan, R.O.C.

Post Office Address 5F, No. 8-3, Alley 8, Lane 403, Sec. 1, Kuang-Fu Rd., Hsinchu, Taiwan, R.O.C.

Full name of second inventor (given name, family name) \_\_\_\_\_

Inventor's signature \_\_\_\_\_ Date \_\_\_\_\_

Residence \_\_\_\_\_ Citizenship \_\_\_\_\_

Post Office Address \_\_\_\_\_

Full name of third inventor (given name, family name) \_\_\_\_\_

Inventor's signature \_\_\_\_\_ Date \_\_\_\_\_

Residence \_\_\_\_\_ Citizenship \_\_\_\_\_

Post Office Address \_\_\_\_\_

Full name of fourth inventor (given name, family name) \_\_\_\_\_

Inventor's signature \_\_\_\_\_ Date \_\_\_\_\_

Residence \_\_\_\_\_ Citizenship \_\_\_\_\_

Post Office Address \_\_\_\_\_

Full name of fifth inventor (given name, family name) \_\_\_\_\_

Inventor's signature \_\_\_\_\_ Date \_\_\_\_\_

Residence \_\_\_\_\_ Citizenship \_\_\_\_\_

Post Office Address \_\_\_\_\_

Full name of sixth inventor (given name, family name) \_\_\_\_\_

Inventor's signature \_\_\_\_\_ Date \_\_\_\_\_

Residence \_\_\_\_\_ Citizenship \_\_\_\_\_

Post Office Address \_\_\_\_\_

Full name of seventh inventor (given name, family name) \_\_\_\_\_

Inventor's signature \_\_\_\_\_ Date \_\_\_\_\_

Residence \_\_\_\_\_ Citizenship \_\_\_\_\_

Post Office Address \_\_\_\_\_

Full name of eighth inventor (given name, family name) \_\_\_\_\_

Inventor's signature \_\_\_\_\_ Date \_\_\_\_\_

Residence \_\_\_\_\_ Citizenship \_\_\_\_\_

Post Office Address \_\_\_\_\_